Abstract: With exponential development in the semiconductor technology in recent years, the magnitudes of test power consumption and test data volumes have increased significantly. This has resulted in over-testing because of IR drops. This paper proposes a reconfigurable scan architecture to overcome these challenges. The proposed architecture increases the flexibility of the scan partitioning technique to maximize the reduction in the switching activity, and it uses the scan segment skip technique to reduce the data volume. The results show that our method is able to achieve significant reductions in the total test power and data volumes compared with previous methods.
Introduction
Recent developments in the semiconductor technology have led to the development of sophisticated designs that use billions of transistors. Because these designs are complicated, the amount of test data required has also increased significantly, leading to an increase in the test time and costs. Test power dissipation has also emerged as a serious problem because power consumption in the test mode is significantly higher than that in the normal mode [1] - [3] ; moreover, excessive test power consumption results in serious problems such as IR drops, yield losses, and over-testing [4] , [5] . To resolve these problems, we propose various scan-based test methods to reduce test power consumption. Previous studies have introduced the X-filling techniques [6] - [8] . These software-based test techniques analyze test patterns using an automatic test-pattern generator (ATPG), and they fill the don't-care bits (X bits) of the test patterns to reduce the switching activity during a manufacturing test. Scan partitioning techniques are introduced to modify the scan architecture and reduce the switching activity [9], [10]. These hardware-based test techniques divide the whole scan chain and test scan segments into sequences. The total test power consumption can be reduced because the switching activity of each scan segment is reduced. In addition, the scan segment skip technique reported in [9] can reduce the total test data volume by bypassing the scan segment, which comprises only the X bits. However, previous partitioning methods have been unable to provide any optimized scan segment architecture because there are no criteria to determine the size of the segments. In addition, the scan segment skip technique reported in [10] is only adjusted to a single scan-chain environment.
In this paper, we propose a scan architecture to overcome the limitations of the previous methods. The proposed architecture is reconfigurable, which means it can optimize the number of segments and maximize the reduction in test power consumption. In addition, we propose a new scan segment skip technique that is able to adjust to this reconfigurable architecture and reduce the data volume. Finally, we propose a test scheduling algorithm to manage scan partitioning and use the skip technique to analyze the X bits of the test patterns.
Scan shift power metric
Scan shift power is the dynamic power consumption when test patterns are inserted into the circuit under test (CUT), which is related to the switching activities that occur in the scan chain. To measure the scan shift power, a weighted transition metric (WTM) is used. Scan in power and scan out power are calculated based on WTM as follows:
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Here, N is the number of test vectors, L is the length of the scan chain, ti,j is the j th bit of the test vector ti, and ri,j is the j th bit of the test response ri. In addition, in WTM, clash is defined as a transition between the previous test response and the current test vector. Therefore, the scan shift power is determined as the sum of scan in power, scan out power, and clash:
Here, ti+1,L is the least significant bit (LSB) of test vector ti+1, ri,1 is the most significant bit (MSB) of test response ri, and ri is the corresponding response of test vector ti.
Proposed test scheme
Although the abovementioned techniques reduce test power consumption and data consumption, the scan partitioning technique conflicts with the scan segment skip technique. Typically, the switching activities in a scan chain reduce when the size of the scan segment decreases. However, test data volumes that can be reduced by the segment skip technique increase with the size of the scan segment. Therefore, an optimized criterion is required to determine the size of segments and maximize the benefits of the scan partitioning and the scan segment skip techniques. In this section, we propose a reconfigurable scan architecture that can overcome this conflict. A test scheduling algorithm is also introduced for the proposed architecture. Figure 1 shows the concept and principle of the proposed reconfigurable scan architecture. Scan segments with four partitions are shown in Fig. 1 (a) . If the scan length is L, the size of each segment is L/4, and the test process is performed in sequence. In this case, the group size is the same as the segment size. The size of the scan group increases by configuring the Mode signal, as shown in Fig. 1 (b) . In this case, it is assumed that the size of each group is L/2 because two adjacent segments are integrated into a group and that they are simultaneously in the active state. In addition, the order of the active segment can be changed, as show in Fig.  1 (c) . In this case, the first and third segments are included in a group, and they are in the active state. When this group is being tested, the other group, which includes the second and fourth segments, is simultaneously bypassed. With this reconfigurable concept, the flexibility of the scan segment can be improved; this IEICE Electronics Express, Vol.* No.*,*-* 4 means that various test scheduling methods can be adapted to this architecture.
Proposed reconfigurable scan architecture
In comparison to the previous scan segment architecture, the proposed scan segment skip technique can be more efficiently adapted to the proposed reconfigurable architecture (see Fig. 2 ). In Fig. 2 , there are four scan chains and four segments (p); the scan length (L) is 20. The previous skip technique is not adaptable because adaptability is possible only when all segments are in the same Mode signal and include only the X bits (X-segments). However, the skip technique can be adjusted in the reconfigurable scan architecture. First, Xsegments and other segments are grouped by configuring the Mode signal. This grouping algorithm is included in the test scheduling algorithm. In this example, only the Mode 2 group comprises the X-segments; the Mode 1 group does not include these segments. Therefore, the Mode 2 group can be skipped, and only the Mode 1 group needs to be tested. In this way, the proposed reconfigurable architecture can reduce the test data volume significantly when compared with the previous methods. Figure 3 describes the proposed reconfigurable scan segment architecture. First, the test scheduling information for the optimized length of the group, number of the groups (g), and skippable groups per test pattern are stored in the Group Selector before starting the test process. This information is used to control each test module for the reconfigurable architecture. Two counters are used to control the CLK signal and each segment. The first counter (C-counter) performs a complete count cycle (i.e., the length of the group) when the corresponding test pattern is inserted; the scan shift operation is performed during this time. After finishing the shift operation, the second counter (P-counter) performs a complete count cycle, and the segments that compose the next group are enabled by the MR-CLK signal. The mode-register with a length p selects the active segments for the corresponding group, and the active and bypass signals are transferred by the segment selector.
Test scheduling algorithm
As mentioned before, a test scheduling algorithm is required to determine the size of the group and optimize the test process for the proposed reconfigurable architecture. First, the test patterns are generated by running the ATPG and the value of p is calculated to maximize the X-segments per test vector. Then, the maximum value of p is determined for all test vectors, which means that the scan shift power reduction can be maximized. However, the hardware area overhead should be considered because the overhead increases with p. If the constraints are not satisfied, the value of p should be reduced to satisfy the constraints by maximizing the X-segments. Subsequently, the g value can be calculated for each test vector using the pre-calculated p for each test vector. This implies that the scan chain and the test pattern cannot be partitioned beyond the values of p and g, respectively. Using the results of the test scheduling and the reconfigurable test architecture, the scan shift power and test data volume can be reduced during the test process, as mentioned in section 3.1.
Experimental results
This section discusses the experimental results using the ISCAS'89 benchmark circuits. Each circuit is synthesized using a 130-nm CMOS library, and the scan architecture is inserted into the circuit. The test patterns used in the experiments are generated using the TetraMax tool, and WTM is used to calculate and analyze the test power consumption. Figure 4 shows a comparison of the test power consumption and data volumes reported in [9] and [10] and those calculated using the proposed method. In order to deal with the various test environments, the number of scan chains (s) is considered 1 (single-scan chain architecture) and 4 (multiple-scan chain architecture). Furthermore, the number of scan segments (p) is considered to adjust the scan partitioning technique.
In [9], the scan shift power decreased when the number of scan chains or segments is increased. However, the test data volume remained the same because the segment skip technique is not adapted to the previous scan architecture. In [10] , the test data volume is reduced using the skip technique; moreover, the scan shift power is lower than that in [9] . Nonetheless, only small weighted transition counts are reduced by the skip technique because of the conflict between the scan partitioning and skip techniques. To overcome this problem, we calculated a proper criterion by using the test scheduling algorithm of the proposed method. In addition, the group size is redefined and the size of the segment is made flexible to maximize the reduction in test power consumption and data volume for each test vector. Therefore, compared with previous methods, the proposed method can reduce the total test power and data volume significantly. 
Conclusion
In this paper, a reconfigurable scan architecture is proposed to achieve the required reduction in test power consumption and data volumes during a scan shift operation. Automated test scheduling is pre-performed before the test process; therefore, the scan partitioning technique could be efficiently adapted to the proposed reconfigurable scan architecture and each test vector could be properly inserted into each scan group. Furthermore, a scan segment skip technique is used to maximize the reduction in test data volume with the optimized scan group number.
